Synchronous and Asynchronous Procedures for the Synthesis of Master-Slave Circuits

DOI10.1109/TC.1976.1674578MaRDI QIDQ4128419zbMATH OpenOpenAlexFDO

Authors G. Frosini, G. B. Gerace

Publication date 1976

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1976.1674578

Mathematics Subject Classification ID

This page was built for publication: Synchronous and Asynchronous Procedures for the Synthesis of Master-Slave Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4128419)