Synthesis and optimization of combinational interface circuits

DOI10.1023/A:1015413306258MaRDI QIDQ1851176zbMATH OpenOpenAlexFDO

Authors Yanyan Li, Ki-Seok Chung, Taewhan Kim, C. L. Liu

Publication date 15 December 2002

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1015413306258

zbMATH Keywords

embedded systemsinterface synthesislogic circuit

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• scientific article; zbMATH DE number 3871202
• Optimal interconnection in digital systems satisfying concurrency constraints
• scientific article; zbMATH DE number 1380625
• Logic synthesis method for power dissipation reduction in combinational digital circuits
• scientific article; zbMATH DE number 956793

Cited in

(4)

• Circuit Optimization via Sequential Computer Experiments: Design of an Output Buffer
• On the search of optimal order of variables in the synthesis of switching circuits by cascade technique
• A backtracing-oriented procedure for the analysis of combinational gate-level designs
• A theory for the derivation of combination C-mos circuit designs

This page was built for publication: Synthesis and optimization of combinational interface circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1851176)