Synthesis of cyclic coding and decoding devices in the logic of arbitrary flip-flops

MaRDI QIDQ1281084zbMATH OpenFDO

Authors K. Appert, A. V. Ushakov

Publication date 16 March 1999

Published in Automation and Remote Control (Search for Journal in Brave)

zbMATH Keywords

automaton algorithm

Mathematics Subject Classification ID

Nonnumerical algorithms (68W05)

Recommendations

• Synthesis of a minimal shift register with linear feedback and prescribed state cycle
• The Coding of Internal States of Sequential Circuits
• Synthesis of Finite State Algorithms in a Galois Field GF[pⁿ
• Shift-register synthesis and BCH decoding
• Efficient logic design of reliable control units. II

Cited in

(4)

• Some considerations on the synthesis of sequential logic systems using set-reset flip-flops
• scientific article; zbMATH DE number 3954819 (Why is no real title available?)
• Synthesis of logical multiport devices with prescribed dynamics of output processes
• Compensation of measurable disturbances for two-time-scale nonlinear systems

This page was built for publication: Synthesis of cyclic coding and decoding devices in the logic of arbitrary flip-flops

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1281084)