System-Level Assertion-Based Performance Verification for Embedded Systems

DOI10.1007/978-3-540-89985-3_30MaRDI QIDQ3628531zbMATH OpenOpenAlexFDO

Authors Hassan Hatefi-Ardakani, Amir Masoud Gharehbaghi, Shaahin Hessabi

Publication date 20 May 2009

Published in Communications in Computer and Information Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-89985-3_30

zbMATH Keywords

assertion-based verificationcomputational modelperformance assertionsperformance verificationtransaction-level of abstraction

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15) Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 1249731
• Optimized temporal monitors for SystemcC
• An assertion-based verification methodology for system-level design
• Verification of embedded systems based on interval analysis
• Modular performance analysis of embedded real-time systems: improving modeling scope and accuracy.

Cited in

(5)

• Rapid performance re-engineering of distributed embedded systems via latency analysis and k-level diagonal search
• An assertion-based verification methodology for system-level design
• Optimized temporal monitors for SystemcC
• Verification of embedded systems based on interval analysis
• scientific article; zbMATH DE number 2087300 (Why is no real title available?)

This page was built for publication: System-Level Assertion-Based Performance Verification for Embedded Systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3628531)