Task assignment in Cayley interconnection topologies
From MaRDI portal
Recommendations
- Processor interconnection networks from Cayley graphs
- Optimal task assignment in linear array networks
- Optimal layout of trivalent Cayley interconnection networks
- Channel assignment on Cayley graphs
- New methods for using Cayley graphs in interconnection networks
- Two families of Cayley graph interconnection networks
- Task allocation on a network of processors
- Fast load balancing in Cayley graphs and in circuits
Cited in
(4)
This page was built for publication: Task assignment in Cayley interconnection topologies
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1389668)