The instruction systolic array and its relation to other models of parallel computers

DOI10.1016/0167-8191(88)90095-6MaRDI QIDQ1104742zbMATH OpenOpenAlexFDO

Authors Manfred Kunde, Hans-Werner Lang, Manfred Schimmler, Hartmut Schmeck, Heiko Schröder

Publication date 1988

Published in Parallel Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0167-8191(88)90095-6

zbMATH Keywords

SIMDVLSI architectureinstruction systolic arrayMIMDmesh-connected arraysmodels of parallel computers

Mathematics Subject Classification ID

Cellular automata (computational aspects) (68Q80) Theory of software (68N99) Theory of operating systems (68N25)

Recommendations

• scientific article; zbMATH DE number 4056985
• Parallel merging on the instruction systolic array
• scientific article; zbMATH DE number 4094821
• Array processing machines: an abstract model
• scientific article; zbMATH DE number 4060727

Cited in

(6)

• scientific article; zbMATH DE number 1834564 (Why is no real title available?)
• Typing the ISA to cluster the processor
• scientific article; zbMATH DE number 4094821 (Why is no real title available?)
• Parallel merging on the instruction systolic array
• scientific article; zbMATH DE number 4056985 (Why is no real title available?)
• A bit-serial floating-point unit for a massively parallel system on a chip

This page was built for publication: The instruction systolic array and its relation to other models of parallel computers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1104742)