Topological transformations as a tool in the design of systolic networks
A systolic network, or more generally a computational network (CN), is a formal model of an arbitrary system of parallel processors. It is described by an ordered (generally infinite) digraph with several mappings assigned to its nodes and edges. Some of them express a computational process performed the others can be interpreted as synchronization functions. One of the main notions studied in the paper is the concept of equivalence of two CN's which is defined on the basis of an isomorphism of their space-time diagrams (unrollings). The main tool, a topological transformation of one CN into an equivalent one is used for proving several theorems including systolic conversion theorem. Another important notion describing situations when two CN's performs essentially identical computations is the concept of simulation of one CN on another one. This, as well as the whole article, is illustrated by a number of examples enabling to understand the rather complicated formalism.
- A characterization of systolic binary tree automata and applications
- Deterministic one-way simulation of two-way real-time cellular automata and its related problems
- Folding of the plane and the design of systolic arrays
- Generation of Primes by a One-Dimensional Real-Time Iterative Array
- scientific article; zbMATH DE number 3858396 (Why is no real title available?)
- scientific article; zbMATH DE number 3872685 (Why is no real title available?)
- scientific article; zbMATH DE number 3911718 (Why is no real title available?)
- scientific article; zbMATH DE number 3952666 (Why is no real title available?)
- scientific article; zbMATH DE number 3473265 (Why is no real title available?)
- scientific article; zbMATH DE number 3628373 (Why is no real title available?)
- Iterative arrays with direct central control
- Iterative tree automata
- On real-time cellular automata and trellis automata
- One-way bounded cellular automata
- Parallel Processing with the Perfect Shuffle
- Programmable finite automata for VLSI†
- Real-Time Computation by n-Dimensional Iterative Arrays of Finite-State Machines
- Real-time language recognition by one-dimensional cellular automata
- Sequential Machine Characterizations of Trellis and Cellular Automata and Applications
- Speed of Recognition of Context-Free Languages by Array Automata
- Systolic trellis automatat†
- Two-dimensional iterative arrays: Characterizations and applications
- Synthesis and equivalence of concurrent systems
- On totalistic systolic networks
- Variations of the firing squad problem and applications
- An efficient solution of the firing mob problem
- An algebraic model of synchronous systems
- Foundations of a theory of synchronous systems
- Fault-tolerant schemes for some systolic systems
- Computation theoretic aspects of cellular automata
- Synthesis, structure and power of systolic computations
This page was built for publication: Topological transformations as a tool in the design of systolic networks
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1069704)