VLSI design

MaRDI QIDQ3466683zbMATH OpenFDO

Authors Debaprasad Das

Publication date 22 January 2016

Mathematics Subject Classification ID

Graph theory (including graph drawing) in computer science (68R10) Research exposition (monographs, survey articles) pertaining to information and communication theory (94-02) Communication theory (94A05) Applications of graph theory to circuits and networks (94C15)

Recommendations

• scientific article; zbMATH DE number 719746
• VLSI chip design with the hardware description language VERILOG. An introduction based on a large RISC processor design. With Peter Blinzer, Elmar Cochovius, Michael Schäfers, and Klaus-Peter Wachsmann. Incl. 1 disc
• The VLSI Handbook
• VLSI memory chip design
• scientific article; zbMATH DE number 703035

Cited in

(11)

• Special volume: VLSI
• Trace theory and VLSI design
• VLSI memory chip design
• The VLSI Handbook
• scientific article; zbMATH DE number 5292465 (Why is no real title available?)
• VLSI physical design. From graph partitioning to timing closure
• scientific article; zbMATH DE number 44583 (Why is no real title available?)
• scientific article; zbMATH DE number 703035 (Why is no real title available?)
• scientific article; zbMATH DE number 719746 (Why is no real title available?)
• scientific article; zbMATH DE number 2079856 (Why is no real title available?)
• scientific article; zbMATH DE number 194889 (Why is no real title available?)

This page was built for publication: VLSI design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3466683)