Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput

DOI10.1109/TC.2008.40MaRDI QIDQ4564046zbMATH OpenFDO

Authors Patrick Ndai, Swarup Bhunia, Amit Agarwal, Kaushik Roy

Publication date 12 June 2018

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2008.40

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• An improved scheduling algorithm for dynamic heterogeneous chip multicore processors
• Process Variation-Aware Nonuniform Cache Management in a 3D Die-Stacked Multicore Processor
• Scalably Scheduling Power-Heterogeneous Processors
• Scalable Dynamic Instruction Scheduler through Wake-Up Spatial Locality
• Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures

This page was built for publication: Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4564046)