Zero skew clock routing with minimum wirelength

DOI10.1109/82.204128MaRDI QIDQ5285771zbMATH OpenOpenAlexFDO

Authors Ting-Hai Chao, Yu-Chin Hsu, Jan-Ming Ho, Kenneth D. Boese, Andrew B. Kahng

Publication date 29 June 1993

Published in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/82.204128

Mathematics Subject Classification ID

Cited in

(3)

• Equispreading tree in Manhattan distance
• Legitimate skew clock routing with buffer insertion
• A single layer zero skew clock routing in X architecture

This page was built for publication: Zero skew clock routing with minimum wirelength

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5285771)