Zuying Luo

From MaRDI portal



List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

PublicationDate of PublicationType
The monotonic increasing relationship between average powers of CMOS VLSI circuits with and without delay and its applications
Science in China. Series F
2007-02-20Paper


Research outcomes over time


This page was built for person: Zuying Luo