A systolic processor array for the quadrant interlocking elimination method (Q4951741): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
ReferenceBot (talk | contribs)
Changed an Item
(5 intermediate revisions by 4 users not shown)
Property / author
 
Property / author: David J. Evans / rank
Normal rank
 
Property / author
 
Property / author: David J. Evans / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1080/00207160008804920 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W1997249648 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A modification of the quadrant interlocking factorisation parallel method / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4190126 / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Revision as of 15:51, 29 May 2024

scientific article; zbMATH DE number 1442149
Language Label Description Also known as
English
A systolic processor array for the quadrant interlocking elimination method
scientific article; zbMATH DE number 1442149

    Statements

    A systolic processor array for the quadrant interlocking elimination method (English)
    0 references
    11 March 2001
    0 references
    0 references
    systolic processor array
    0 references
    quadrant interlocking elimination method
    0 references
    parallel computation
    0 references
    0 references
    0 references