Batch arrival processor-sharing with application to multi-level processor-sharing scheduling (Q2572914): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
ReferenceBot (talk | contribs)
Changed an Item
 
(4 intermediate revisions by 3 users not shown)
Property / reviewed by
 
Property / reviewed by: Oleg K. Zakusilo / rank
Normal rank
 
Property / reviewed by
 
Property / reviewed by: Oleg K. Zakusilo / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/s11134-005-1666-z / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2085967505 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Analysis of the M/G/1 processor-sharing queue with bulk arrivals / rank
 
Normal rank
Property / cites work
 
Property / cites work: A note on the conservation law for queues with batch arrivals / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3946848 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4134686 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The processor‐sharing queueing model for time‐shared systems with bulk arrivals / rank
 
Normal rank
Property / cites work
 
Property / cites work: Bandwidth sharing and admission control for elastic traffic / rank
 
Normal rank
Property / cites work
 
Property / cites work: Technical Note—Distribution of Attained and Residual Service in General Queuing Systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Scheduling Multiclass Single Server Queueing Systems to Stochastically Maximize the Number of Successful Departures / rank
 
Normal rank
Property / cites work
 
Property / cites work: Processor-sharing queues: Some progress in analysis / rank
 
Normal rank

Latest revision as of 10:14, 11 June 2024

scientific article
Language Label Description Also known as
English
Batch arrival processor-sharing with application to multi-level processor-sharing scheduling
scientific article

    Statements

    Batch arrival processor-sharing with application to multi-level processor-sharing scheduling (English)
    0 references
    0 references
    7 November 2005
    0 references
    The paper investigates a processor-sharing queue with batch arrivals and Poisson arrival flow. For this queue, the expected conditional response time \(T_{\text{BPS}} (x)\) satisfies the following integral equation \[ T_{\text{BPS}}'(x) = \lambda E[N] \int_0^\infty T_{\text{BPS}}'(y) \overline {F}(x + y)\,dy+ \lambda E[N] \int_0^x T_{\text{BPS}}'(y) \overline {F}(x - y)\,dy + b\overline {F}(x) + 1, \] where \(\lambda \) is the batch arrival rate, \(E[N]\) is the average batch size, \(b + 1 = E[N^2 ]/E[N]\) and \(\overline {F}(x) = 1 - F(x)\) is the complementary distribution of the service time. It is shown that there exists a unique solution to this integral equation. Let \(X\) be a random variable with distribution function \(F(x)\), and let \(\rho \) be the load in the system. The authors provide asymptotical analysis of \(T_{\text{BPS}} (x)\) and prove that \(\lim_{x \to \infty } (T_{\text{BPS}} (x) - \frac{x} {{1 - \rho }}) = \frac{{bE[X](2 - \rho )}} {{2(1 - \rho ^2 )}}\), provided that the service time distribution has a finite mean, the batch size distribution has a finite second moment and \(\rho < 1\). In addition, they give lower and upper bounds for the expected conditional and unconditional response times.
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    work conservation
    0 references
    0 references