Modelling and verification of delay-insensitive circuits using CCS and the concurrency workbench (Q1029101): Difference between revisions

@@ Property / describes a project that uses @@
+Concurrency Workbench
@@ Property / describes a project that uses: Concurrency Workbench / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1016/j.ipl.2003.12.007
+Normal rank
@@ Property / OpenAlex ID @@
+W2093834030
@@ Property / OpenAlex ID: W2093834030 / rank @@
+Normal rank
@@ Property / cites work @@
+Handshake Circuits
@@ Property / cites work: Handshake Circuits / rank @@
+Normal rank
@@ Property / cites work @@
+Q3997501
@@ Property / cites work: Q3997501 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3777424
@@ Property / cites work: Q3777424 / rank @@
+Normal rank
@@ Property / cites work @@
+Receptive process theory
@@ Property / cites work: Receptive process theory / rank @@
+Normal rank
@@ Property / cites work @@
+Q4951152
@@ Property / cites work: Q4951152 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3992568
@@ Property / cites work: Q3992568 / rank @@
+Normal rank
@@ Property / cites work @@
+Trace theory and VLSI design
@@ Property / cites work: Trace theory and VLSI design / rank @@
+Normal rank
@@ Property / cites work @@
+Q4289325
@@ Property / cites work: Q4289325 / rank @@
+Normal rank