Thread-parallel integrated test pattern generator utilizing satisfiability analysis (Q987743): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
ReferenceBot (talk | contribs)
Changed an Item
 
(One intermediate revision by one other user not shown)
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/s10766-009-0124-7 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2156640787 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Computing Procedure for Quantification Theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4261335 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Diagnosis of Automata Failures: A Calculus and a Method / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3639754 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4223603 / rank
 
Normal rank

Latest revision as of 01:48, 3 July 2024

scientific article
Language Label Description Also known as
English
Thread-parallel integrated test pattern generator utilizing satisfiability analysis
scientific article

    Statements

    Thread-parallel integrated test pattern generator utilizing satisfiability analysis (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    13 August 2010
    0 references
    thread-parallel SAT
    0 references
    SAT-based automatic test pattern generation
    0 references
    0 references
    0 references

    Identifiers