Synthesizable high level hardware descriptions (Q609757): Difference between revisions
From MaRDI portal
Added link to MaRDI item. |
ReferenceBot (talk | contribs) Changed an Item |
||
(2 intermediate revisions by 2 users not shown) | |||
Property / MaRDI profile type | |||
Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Property / full work available at URL | |||
Property / full work available at URL: https://doi.org/10.1007/s00354-008-0093-1 / rank | |||
Normal rank | |||
Property / OpenAlex ID | |||
Property / OpenAlex ID: W2115635603 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: The lambda calculus. Its syntax and semantics. Rev. ed. / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: A partial evaluator for the untyped lambda-calculus / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Two-level semantics and code generation / rank | |||
Normal rank |
Latest revision as of 12:36, 3 July 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Synthesizable high level hardware descriptions |
scientific article |
Statements
Synthesizable high level hardware descriptions (English)
0 references
1 December 2010
0 references
code generation
0 references
hardware description languages
0 references
statically typed two-level languages
0 references
synthesizability
0 references
Verilog elaboration
0 references