Burn-in considering yield loss and reliability gain for integrated circuits (Q421527): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Changed an Item
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/j.ejor.2011.01.028 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W1965086212 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Criterion for Burn-in that Balances Mean Residual Life and Residual Variance / rank
 
Normal rank
Property / cites work
 
Property / cites work: Burn-in by environmental shocks for two ordered subpopulations / rank
 
Normal rank
Property / cites work
 
Property / cites work: Burn-in and the performance quality measures in heterogeneous populations / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimal burn-in decision for products with an unimodal failure rate function / rank
 
Normal rank
Property / cites work
 
Property / cites work: A unified model incorporating yield, burn-in, and reliability / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimal burn-in for maximizing reliability of repairable non-series systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Optimal Burn-in: State of the Art and New Advances for Cost Function Formulation / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimal burn-in time to minimize the cost for general repairable products sold under warranty / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 05:48, 5 July 2024

scientific article
Language Label Description Also known as
English
Burn-in considering yield loss and reliability gain for integrated circuits
scientific article

    Statements

    Burn-in considering yield loss and reliability gain for integrated circuits (English)
    0 references
    0 references
    14 May 2012
    0 references
    0 references
    reliability
    0 references
    defect growth
    0 references
    defect size distribution
    0 references
    negative binomial defect density
    0 references
    0 references