Efficient controller synthesis for a fragment of \(\mathrm{MTL}_{0,\infty}\) (Q2249659): Difference between revisions

@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1007/s00236-013-0189-z
+Normal rank
@@ Property / OpenAlex ID @@
+W1739620681
@@ Property / OpenAlex ID: W1739620681 / rank @@
+Normal rank
@@ Property / cites work @@
+A theory of timed automata
@@ Property / cites work: A theory of timed automata / rank @@
+Normal rank
@@ Property / cites work @@
+The benefits of relaxing punctuality
@@ Property / cites work: The benefits of relaxing punctuality / rank @@
+Normal rank
@@ Property / cites work @@
+LTL to Büchi Automata Translation: Fast and More Deterministic
+Normal rank
@@ Property / cites work @@
+Formal Methods for the Design of Real-Time Systems
+Normal rank
@@ Property / cites work @@
+Synthesis of Reactive(1) designs
@@ Property / cites work: Synthesis of Reactive(1) designs / rank @@
+Normal rank
@@ Property / cites work @@
+Controller Synthesis for MTL Specifications
@@ Property / cites work: Controller Synthesis for MTL Specifications / rank @@
+Normal rank
@@ Property / cites work @@
+Solving Sequential Conditions by Finite-State Strategies
+Normal rank
@@ Property / cites work @@
+Monitor-Based Statistical Model Checking for Weighted Metric Temporal Logic
+Normal rank
@@ Property / cites work @@
+CONCUR 2005 – Concurrency Theory
@@ Property / cites work: CONCUR 2005 – Concurrency Theory / rank @@
+Normal rank
@@ Property / cites work @@
+Q5725991
@@ Property / cites work: Q5725991 / rank @@
+Normal rank
@@ Property / cites work @@
+Safraless Procedures for Timed Specifications
@@ Property / cites work: Safraless Procedures for Timed Specifications / rank @@
+Normal rank
@@ Property / cites work @@
+Realizability of Real-Time Logics
@@ Property / cites work: Realizability of Real-Time Logics / rank @@
+Normal rank
@@ Property / cites work @@
+Using branching time temporal logic to synthesize synchronization skeletons
+Normal rank
@@ Property / cites work @@
+An Antichain Algorithm for LTL Realizability
@@ Property / cites work: An Antichain Algorithm for LTL Realizability / rank @@
+Normal rank
@@ Property / cites work @@
+Efficient Detection of Zeno Runs in Timed Automata
+Normal rank
@@ Property / cites work @@
+Safraless Compositional Synthesis
@@ Property / cites work: Safraless Compositional Synthesis / rank @@
+Normal rank
@@ Property / cites work @@
+Q4536385
@@ Property / cites work: Q4536385 / rank @@
+Normal rank
@@ Property / cites work @@
+Formal Modeling and Analysis of Timed Systems
@@ Property / cites work: Formal Modeling and Analysis of Timed Systems / rank @@
+Normal rank
@@ Property / cites work @@
+On Synthesizing Controllers from Bounded-Response Properties
+Normal rank
@@ Property / cites work @@
+On the synthesis of discrete controllers for timed systems
+Normal rank
@@ Property / cites work @@
+Synthesis of Communicating Processes from Temporal Logic Specifications
+Normal rank
@@ Property / cites work @@
+Verification, Model Checking, and Abstract Interpretation
+Normal rank
@@ Property / cites work @@
+Q4205072
@@ Property / cites work: Q4205072 / rank @@
+Normal rank
@@ Property / cites work @@
+Supervisory Control of a Class of Discrete Event Processes
+Normal rank
@@ Property / cites work @@
+Bounded Synthesis
@@ Property / cites work: Bounded Synthesis / rank @@
+Normal rank