Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits (Q3716977): Difference between revisions
From MaRDI portal
Added link to MaRDI item. |
Set OpenAlex properties. |
||
| (One intermediate revision by one other user not shown) | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1109/tc.1986.1676825 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2043905562 / rank | |||
Normal rank | |||
Latest revision as of 09:26, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits |
scientific article |
Statements
Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits (English)
0 references
1986
0 references
test invalidation
0 references
testable designs
0 references
