Analysis and synthesis of controlled delay lines for fast digital devices (Q5897030): Difference between revisions
From MaRDI portal
Set profile property. |
Set OpenAlex properties. |
||
| (One intermediate revision by one other user not shown) | |||
| Property / cites work | |||
| Property / cites work: Q3619797 / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q3662961 / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1134/s1064562409040474 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2056154663 / rank | |||
Normal rank | |||
Latest revision as of 09:34, 30 July 2024
scientific article; zbMATH DE number 5666556
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Analysis and synthesis of controlled delay lines for fast digital devices |
scientific article; zbMATH DE number 5666556 |
Statements
Analysis and synthesis of controlled delay lines for fast digital devices (English)
0 references
5 February 2010
0 references
