Analysis and synthesis of controlled delay lines for fast digital devices

From MaRDI portal
Publication:5897030