Analysis and synthesis of clock generator

MaRDI QIDQ3000978zbMATH OpenFDO

Authors G. A. Leonov, S. M. Seledzhi, Elena V. Kudryashova, N. V. Kuznetsov, P. Neittaanmäki

Publication date 31 May 2011

zbMATH Keywords

bifurcationdelay lineDPLLclock generator

Mathematics Subject Classification ID

Synthesis problems (93B50) Linear systems in control theory (93C05) Control/observation systems governed by ordinary differential equations (93C15)

Recommendations

• Analysis and synthesis of controlled delay lines
• Analysis and synthesis of controlled delay lines for fast digital devices
• Analysis and synthesis of controlled delay lines for fast digital devices
• RING OSCILLATING SYSTEMS AND THEIR APPLICATION TO THE SYNTHESIS OF CHAOS GENERATORS
• Robust clock generation system

Cited in

(3)

• Analysis and synthesis of controlled delay lines for fast digital devices
• Analysis and synthesis of controlled delay lines for fast digital devices
• Analysis and synthesis of controlled delay lines

This page was built for publication: Analysis and synthesis of clock generator

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3000978)