High Throughput/Gate AES Hardware Architectures Based on Datapath Compression (Q5125896): Difference between revisions
From MaRDI portal
Created a new Item |
Set OpenAlex properties. |
||
| (2 intermediate revisions by 2 users not shown) | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1109/tc.2019.2957355 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2992628949 / rank | |||
Normal rank | |||
| links / mardi / name | links / mardi / name | ||
Latest revision as of 08:40, 30 July 2024
scientific article; zbMATH DE number 7254742
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | High Throughput/Gate AES Hardware Architectures Based on Datapath Compression |
scientific article; zbMATH DE number 7254742 |
Statements
High Throughput/Gate AES Hardware Architectures Based on Datapath Compression (English)
0 references
2 October 2020
0 references
