A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays (Q1276972): Difference between revisions
From MaRDI portal
Created a new Item |
Set OpenAlex properties. |
||
| (3 intermediate revisions by 3 users not shown) | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Planar 3DM is NP-complete / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q4198056 / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Optimization by Simulated Annealing / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q4739657 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2004995420 / rank | |||
Normal rank | |||
| links / mardi / name | links / mardi / name | ||
Latest revision as of 08:53, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays |
scientific article |
Statements
A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays (English)
0 references
2 February 1999
0 references
circuit placement
0 references
circuit reconfiguration problem
0 references
pebbles
0 references
