On self-correcting logic circuits of unreliable gates with at most two inputs (Q2113411): Difference between revisions

From MaRDI portal
RedirectionBot (talk | contribs)
Removed claim: author (P16): Item:Q314164
Set OpenAlex properties.
 
(3 intermediate revisions by 3 users not shown)
Property / author
 
Property / author: Kirill A. Popkov / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5615715 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the synthesis of self-correcting schemes from functional elements with a small number of reliable elements / rank
 
Normal rank
Property / cites work
 
Property / cites work: Self-correcting schemes for functions of polynomial weight / rank
 
Normal rank
Property / cites work
 
Property / cites work: Ternary paving matroids / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3200995 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On asymptotically minimal self-correcting schemes for a sequence of Boolean functions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4714495 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Complexity of self-correcting circuits for some sequence of Boolean functions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2968777 / rank
 
Normal rank
Property / cites work
 
Property / cites work: SINGLE FAULT DETECTION TESTS FOR LOGIC NETWORKS OF AND, NOT GATES / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the length of diagnostic tests for Boolean circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: A method of synthesis of irredundant circuits admitting single fault detection tests of constant length / rank
 
Normal rank
Property / cites work
 
Property / cites work: Short single tests for circuits with arbitrary stuck-at faults at outputs of gates / rank
 
Normal rank
Property / cites work
 
Property / cites work: Complete diagnostic length 2 tests for logic networks under inverse faults of logic gates / rank
 
Normal rank
Property / cites work
 
Property / cites work: Easily testable circuits in Zhegalkin basis in the case of constant faults of type ``1'' at gate outputs / rank
 
Normal rank
Property / cites work
 
Property / cites work: A METHOD FOR CONSTRUCTING LOGIC NETWORKS ALLOWING SHORT SINGLE DIAGNOSTIC TESTS / rank
 
Normal rank
Property / cites work
 
Property / cites work: ON LOGIC NETWORKS ALLOWING SHORT SINGLE FAULT DETECTION TESTS UNDER ARBITRARY FAULTS OF GATES / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3815241 / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1134/s0001434622010187 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W4213441732 / rank
 
Normal rank

Latest revision as of 09:36, 30 July 2024

scientific article
Language Label Description Also known as
English
On self-correcting logic circuits of unreliable gates with at most two inputs
scientific article

    Statements

    On self-correcting logic circuits of unreliable gates with at most two inputs (English)
    0 references
    14 March 2022
    0 references
    gate circuit
    0 references
    self-correcting
    0 references
    unreliable gate
    0 references
    Boolean function
    0 references
    0 references

    Identifiers