An efficient write-all algorithm for fail-stop PRAM without initialized memory (Q1208446): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
Set OpenAlex properties.
 
(5 intermediate revisions by 4 users not shown)
Property / author
 
Property / author: Q1002109 / rank
Normal rank
 
Property / author
 
Property / author: Alexander A. Schwarzmann / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / cites work
 
Property / cites work: Efficient parallel algorithms on restartable fail-stop processors / rank
 
Normal rank
Property / cites work
 
Property / cites work: Self-stabilizing systems in spite of distributed control / rank
 
Normal rank
Property / cites work
 
Property / cites work: Parallelism in random access machines / rank
 
Normal rank
Property / cites work
 
Property / cites work: Work-Optimal Asynchronous Algorithms for Shared Memory Parallel Computers / rank
 
Normal rank
Property / cites work
 
Property / cites work: Achieving optimal CRCW PRAM fault-tolerance / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/0020-0190(92)90090-i / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2074323379 / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 09:57, 30 July 2024

scientific article
Language Label Description Also known as
English
An efficient write-all algorithm for fail-stop PRAM without initialized memory
scientific article

    Statements

    An efficient write-all algorithm for fail-stop PRAM without initialized memory (English)
    0 references
    16 May 1993
    0 references
    The aim of this paper is to bridge the gap between realizable parallel computers and the parallel random access machines [\textit{S. Fortune} and \textit{J. Wyllie}, Parallelism in random access machines, Proc. 10th ACM Symp. on Theory of Computing, 114-118 (1978)], with their unrealistic features of broad bandwidth memory access, processor synchrony and freedom from faults. The author eliminates the assumption that any amount of clear initial memory is available and presents fault-tolerant algorithms that can be used to simulate parallel random access machines using contaminated memory.
    0 references
    fault tolerance
    0 references
    parallel random access machines
    0 references

    Identifiers