Custom instruction support for modular defense against side-channel and fault attacks (Q2106699): Difference between revisions

@@ Property / cites work @@
+Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model
+Normal rank
@@ Property / cites work @@
+Horizontal side-channel attacks and countermeasures on the ISW masking scheme
+Normal rank
@@ Property / cites work @@
+Randomness Complexity of Private Circuits for Multiplication
+Normal rank
@@ Property / cites work @@
+Tight private circuits: achieving probing security with the least refreshing
+Normal rank
@@ Property / cites work @@
+A fast new DES implementation in software
@@ Property / cites work: A fast new DES implementation in software / rank @@
+Normal rank
@@ Property / cites work @@
+Cryptographic Hardware and Embedded Systems - CHES 2004
+Normal rank
@@ Property / cites work @@
+Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks
+Normal rank
@@ Property / cites work @@
+Q4537988
@@ Property / cites work: Q4537988 / rank @@
+Normal rank
@@ Property / cites work @@
+My gadget just cares for me -- how NINA can prove security against combined attacks
+Normal rank
@@ Property / cites work @@
+Secure Multiplication for Bitslice Higher-Order Masking: Optimisation and Comparison
+Normal rank
@@ Property / cites work @@
+Vectorizing Higher-Order Masking
@@ Property / cites work: Vectorizing Higher-Order Masking / rank @@
+Normal rank
@@ Property / cites work @@
+Advances in Cryptology - CRYPTO 2003
@@ Property / cites work: Advances in Cryptology - CRYPTO 2003 / rank @@
+Normal rank
@@ Property / cites work @@
+Very High Order Masking: Efficient Implementation and Security Evaluation
+Normal rank
@@ Property / cites work @@
+Faster and Timing-Attack Resistant AES-GCM
@@ Property / cites work: Faster and Timing-Attack Resistant AES-GCM / rank @@
+Normal rank
@@ Property / cites work @@
+A Fast and Cache-Timing Resistant Implementation of the AES
+Normal rank
@@ Property / cites work @@
+Lightweight fault attack resistance in software using intra-instruction redundancy
+Normal rank
@@ Property / cites work @@
+Bitslice Implementation of AES
@@ Property / cites work: Bitslice Implementation of AES / rank @@
+Normal rank
@@ Property / cites work @@
+A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
+Normal rank
@@ Property / cites work @@
+CAPA: the spirit of beaver against physical attacks
+Normal rank
@@ Property / cites work @@
+Leakage assessment methodology. A clear roadmap for side-channel evaluations
+Normal rank
@@ Property / cites work @@
+ParTI – Towards Combined Hardware Countermeasures Against Side-Channel and Fault-Injection Attacks
+Normal rank
@@ Property / describes a project that uses @@
+bitslice-masking-multiplication
+Normal rank
@@ Property / describes a project that uses @@
+BearSSL
@@ Property / describes a project that uses: BearSSL / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+XCrypto
@@ Property / describes a project that uses: XCrypto / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1007/978-3-030-68773-1_11
+Normal rank
@@ Property / OpenAlex ID @@
+W3110984563
@@ Property / OpenAlex ID: W3110984563 / rank @@
+Normal rank