Custom instruction support for modular defense against side-channel and fault attacks
From MaRDI portal
Publication:2106699
Recommendations
- Lightweight fault attack resistance in software using intra-instruction redundancy
- ParTI -- towards combined hardware countermeasures against side-channel and fault-injection attacks
- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
- Trace-based schedulability analysis to enhance passive side-channel attack resilience of embedded software
- Preventing fault attacks using fault randomization with a case study on AES
Cites work
- scientific article; zbMATH DE number 1759267 (Why is no real title available?)
- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
- A Fast and Cache-Timing Resistant Implementation of the AES
- A fast new DES implementation in software
- Advances in Cryptology - CRYPTO 2003
- Bitslice Implementation of AES
- CAPA: the spirit of beaver against physical attacks
- Cryptographic Hardware and Embedded Systems - CHES 2004
- Faster and Timing-Attack Resistant AES-GCM
- GitHub
- Horizontal side-channel attacks and countermeasures on the ISW masking scheme
- Leakage assessment methodology. A clear roadmap for side-channel evaluations
- Lightweight fault attack resistance in software using intra-instruction redundancy
- My gadget just cares for me -- how NINA can prove security against combined attacks
- ParTI -- towards combined hardware countermeasures against side-channel and fault-injection attacks
- Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model
- Randomness complexity of private circuits for multiplication
- Secure Multiplication for Bitslice Higher-Order Masking: Optimisation and Comparison
- Tight private circuits: achieving probing security with the least refreshing
- Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks
- Vectorizing higher-order masking
- Very high order masking: efficient implementation and security evaluation
Cited in
(7)- Global Signal Vulnerability (GSV) Analysis for Selective State Element Hardening in Modern Microprocessors
- Lightweight fault attack resistance in software using intra-instruction redundancy
- Characterizing and Exploiting Small-Value Memory Instructions
- A multiple-fault injection attack by adaptive timing control under black-box conditions and a countermeasure
- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
- Feeding two cats with one bowl: on designing a fault and side-channel resistant software encoding scheme
- Trace-based schedulability analysis to enhance passive side-channel attack resilience of embedded software
This page was built for publication: Custom instruction support for modular defense against side-channel and fault attacks
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2106699)
