Custom instruction support for modular defense against side-channel and fault attacks
From MaRDI portal
Publication:2106699
DOI10.1007/978-3-030-68773-1_11zbMath1504.94159OpenAlexW3110984563MaRDI QIDQ2106699
Darius Mercadier, Pantea Kiaei, Pierre-Évariste Dagand, Karine Heydemann, Partrick Schaumont
Publication date: 16 December 2022
Full work available at URL: https://doi.org/10.1007/978-3-030-68773-1_11
Uses Software
Cites Work
- Unnamed Item
- GitHub
- My gadget just cares for me -- how NINA can prove security against combined attacks
- CAPA: the spirit of beaver against physical attacks
- Leakage assessment methodology. A clear roadmap for side-channel evaluations
- Horizontal side-channel attacks and countermeasures on the ISW masking scheme
- Lightweight fault attack resistance in software using intra-instruction redundancy
- Tight private circuits: achieving probing security with the least refreshing
- ParTI – Towards Combined Hardware Countermeasures Against Side-Channel and Fault-Injection Attacks
- Secure Multiplication for Bitslice Higher-Order Masking: Optimisation and Comparison
- Vectorizing Higher-Order Masking
- Faster and Timing-Attack Resistant AES-GCM
- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
- A fast new DES implementation in software
- Very High Order Masking: Efficient Implementation and Security Evaluation
- Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks
- Cryptographic Hardware and Embedded Systems - CHES 2004
- Advances in Cryptology - CRYPTO 2003
- A Fast and Cache-Timing Resistant Implementation of the AES
- Bitslice Implementation of AES
- Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model
- Randomness Complexity of Private Circuits for Multiplication
This page was built for publication: Custom instruction support for modular defense against side-channel and fault attacks
