A Fast and Cache-Timing Resistant Implementation of the AES
From MaRDI portal
Publication:5458940
Recommendations
Cites work
- scientific article; zbMATH DE number 1612505 (Why is no real title available?)
- scientific article; zbMATH DE number 2081069 (Why is no real title available?)
- A fast new DES implementation in software
- Advances on Access-Driven Cache Attacks on AES
- Bitslice Implementation of AES
- Cache Based Remote Timing Attack on the AES
- Topics in Cryptology – CT-RSA 2006
Cited in
(16)- Bitslice Implementation of AES
- Accelerating AES with Vector Permute Instructions
- Faster and Timing-Attack Resistant AES-GCM
- All the AES you need on Cortex-M3 and M4
- Vectorizing higher-order masking
- Fast Oblivious AES A Dedicated Application of the MiniMac Protocol
- Efficient cache attacks on AES, and countermeasures
- New AES Software Speed Records
- Ensuring Fast Implementations of Symmetric Ciphers on the Intel Pentium 4 and Beyond
- Montgomery’s Trick and Fast Implementation of Masked AES
- Very Short Critical Path Implementation of AES with Direct Logic Gates
- An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order
- Efficient Vector Implementations of AES-Based Designs: A Case Study and New Implemenations for Grøstl
- A Bit-Slice Implementation of the Whirlpool Hash Function
- Lightweight cryptography for the cloud: exploit the power of bitslice implementation
- Custom instruction support for modular defense against side-channel and fault attacks
This page was built for publication: A Fast and Cache-Timing Resistant Implementation of the AES
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5458940)
