scientific article; zbMATH DE number 2081069
From MaRDI portal
Publication:4474178
Recommendations
Cited in
(40)- Efficient systolic multiplications in composite fields for cryptographic systems
- scientific article; zbMATH DE number 1941129 (Why is no real title available?)
- scientific article; zbMATH DE number 1950611 (Why is no real title available?)
- Improved upper bounds for the expected circuit complexity of dense systems of linear equations over \(\mathrm{GF}(2)\)
- A new difference method for side-channel analysis with high-dimensional leakage models
- Higher-order side channel security and mask refreshing
- Exploring energy efficiency of lightweight block ciphers
- Implementing Grover oracles for quantum key search on AES and LowMC
- Atomic-AES: a compact implementation of the AES encryption/decryption core
- A first-order leak-free masking countermeasure
- Pipelining architecture of AES encryption and key generation with search based memory
- How fast can higher-order masking be in software?
- Extreme pipelining towards the best area-performance trade-off in hardware
- On the performance of one perspective LSX-based block cipher
- On the Anonymization of Cocks IBE Scheme
- Robust encryption, revisited
- Ultra-Lightweight Implementations for Smart Devices – Security for 1000 Gate Equivalents
- Resource allocation in rooted trees for VLSI applications
- Cryptanalysis of CLEFIA using differential methods with cache trace patterns
- scientific article; zbMATH DE number 1979281 (Why is no real title available?)
- From unbalanced to perfect: implementation of low energy stream ciphers
- scientific article; zbMATH DE number 1882019 (Why is no real title available?)
- scientific article; zbMATH DE number 1979282 (Why is no real title available?)
- A Very Compact “Perfectly Masked” S-Box for AES
- Efficient VLSI architectures for the advanced encryption standard algorithm
- Cancellation-free circuits in unbounded and bounded depth
- Using Normal Bases for Compact Hardware Implementations of the AES S-Box
- A Fast and Cache-Timing Resistant Implementation of the AES
- The Smallest ARIA Module with 16-Bit Architecture
- Logic minimization techniques with applications to cryptology
- Resource allocation in rooted trees subject to sum constraints and nonlinear cost functions
- scientific article; zbMATH DE number 1878325 (Why is no real title available?)
- scientific article; zbMATH DE number 1979283 (Why is no real title available?)
- scientific article; zbMATH DE number 2079921 (Why is no real title available?)
- Strong 8-bit sboxes with efficient masking in hardware
- Spin me right round rotational symmetry for FPGA-specific AES: extended version
- Topics in Cryptology – CT-RSA 2005
- Higher-order masking in practice: a vector implementation of masked AES for ARM NEON
- FFCSA - finite field constructions, search, and algorithms
- A compact bit-sliced representation of Kuznyechik S-box
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4474178)
