A compact Rijndael hardware architecture with S-Box optimization
From MaRDI portal
(Redirected from A compact Rijndael hardware architecture with S-Box optimization)
Recommendations
Cited in
(41)- Improved upper bounds for the expected circuit complexity of dense systems of linear equations over \(\mathrm{GF}(2)\)
- Strong 8-bit sboxes with efficient masking in hardware
- Resource allocation in rooted trees subject to sum constraints and nonlinear cost functions
- Implementing Grover oracles for quantum key search on AES and LowMC
- Spin me right round rotational symmetry for FPGA-specific AES: extended version
- Efficient systolic multiplications in composite fields for cryptographic systems
- Cancellation-free circuits in unbounded and bounded depth
- Logic minimization techniques with applications to cryptology
- Higher-order masking in practice: a vector implementation of masked AES for ARM NEON
- Exploring energy efficiency of lightweight block ciphers
- Extreme pipelining towards the best area-performance trade-off in hardware
- A first-order leak-free masking countermeasure
- A new difference method for side-channel analysis with high-dimensional leakage models
- Higher-order side channel security and mask refreshing
- On the Anonymization of Cocks IBE Scheme
- Cryptanalysis of CLEFIA using differential methods with cache trace patterns
- Pipelining architecture of AES encryption and key generation with search based memory
- Atomic-AES: a compact implementation of the AES encryption/decryption core
- A Very Compact “Perfectly Masked” S-Box for AES
- Ultra-Lightweight Implementations for Smart Devices – Security for 1000 Gate Equivalents
- Using Normal Bases for Compact Hardware Implementations of the AES S-Box
- Rijndael cryptographic engine on the ultraSONIC reconfigurable platform
- Hardware design and analysis of block cipher components
- 2Gbit/s hardware realizations of RIJNDAEL and SERPENT: A comparative analysis
- Efficient software implementation of AES on 32-bit platforms
- An optimized S-Box circuit architecture for low power AES design
- An ASIC implementation of the AES S-boxes
- Architectural optimization for a 1. 82 Gbits/sec VLSI implementation of the AES Rijndael algorithm
- Two methods of Rijndael implementation in reconfigurable hardware
- Robust encryption, revisited
- A compact bit-sliced representation of Kuznyechik S-box
- On the performance of one perspective LSX-based block cipher
- Resource allocation in rooted trees for VLSI applications
- The Smallest ARIA Module with 16-Bit Architecture
- Efficient VLSI architectures for the advanced encryption standard algorithm
- A Fast and Cache-Timing Resistant Implementation of the AES
- Topics in Cryptology – CT-RSA 2005
- How fast can higher-order masking be in software?
- From unbalanced to perfect: implementation of low energy stream ciphers
- FFCSA - finite field constructions, search, and algorithms
- From compact to fast: exploring 32 and 64-bit AES datapaths for IoT systems
This page was built for publication: A compact Rijndael hardware architecture with S-Box optimization
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4474178)
