scientific article; zbMATH DE number 2079921
From MaRDI portal
Publication:4472066
Recommendations
Cited in
(17)- Extreme pipelining towards the best area-performance trade-off in hardware
- A Very Compact S-Box for AES
- Practical Attacks on Masked Hardware
- Design of fault-resilient S-boxes for AES-like block ciphers
- S-box pipelining using genetic algorithms for high-throughput AES implementations: how fast can we go?
- scientific article; zbMATH DE number 1979283 (Why is no real title available?)
- Topics in Cryptology – CT-RSA 2005
- scientific article; zbMATH DE number 2081069 (Why is no real title available?)
- A Very Compact “Perfectly Masked” S-Box for AES
- AES side-channel countermeasure using random tower field constructions
- Using Normal Bases for Compact Hardware Implementations of the AES S-Box
- Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs
- Secure hardware implementation of nonlinear functions in the presence of glitches
- Very Short Critical Path Implementation of AES with Direct Logic Gates
- Architectures and VLSI implementations of the AES-Proposal Rijndael
- scientific article; zbMATH DE number 1950611 (Why is no real title available?)
- Logic minimization techniques with applications to cryptology
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4472066)