A Very Compact S-Box for AES
From MaRDI portal
Publication:3522145
DOI10.1007/11545262_32zbMATH Open1319.94054OpenAlexW2149174385MaRDI QIDQ3522145FDOQ3522145
Authors: David Canright 
Publication date: 29 August 2008
Published in: Cryptographic Hardware and Embedded Systems – CHES 2005 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/11545262_32
Recommendations
- A Very Compact “Perfectly Masked” S-Box for AES
- A More Compact AES
- AES smaller than S-box
- Security of the AES with a secret S-box
- scientific article; zbMATH DE number 2079921
- Using Normal Bases for Compact Hardware Implementations of the AES S-Box
- A new improved AES S-box with enhanced properties
- Pushing the limits: a very compact and a threshold implementation of AES
Cited In (48)
- A Tale of Two Shares: Why Two-Share Threshold Implementation Seems Worthwhile—and Why It Is Not
- Efficient systolic multiplications in composite fields for cryptographic systems
- ALE: AES-based lightweight authenticated encryption
- A new algorithm to construct secure keys for AES
- Some efficient quantum circuit implementations of Camellia
- A survey of some recent bit-parallel \(\mathrm{GF}(2^n)\) multipliers
- Optimized quantum implementation of AES
- New quantum circuit implementations of SM4 and SM3
- Mixed bases for efficient inversion in \({\mathbb F}_{((2^2)^2)^2}\) and conversion matrices of \texttt{SubBytes} of AES
- AES smaller than S-box
- Fast Software Encryption
- A stream/block combination image encryption algorithm using logistic matrix to scramble
- Improved upper bounds for the expected circuit complexity of dense systems of linear equations over \(\mathrm{GF}(2)\)
- One AES S-box to increase complexity and its cryptanalysis
- Quantum reversible circuit of AES-128
- $\textnormal{\textsc{TWINE}}$: A Lightweight Block Cipher for Multiple Platforms
- Pushing the limits: a very compact and a threshold implementation of AES
- Exploring energy efficiency of lightweight block ciphers
- Atomic-AES: a compact implementation of the AES encryption/decryption core
- How fast can higher-order masking be in software?
- Forced Independent Optimized Implementation of 4-Bit S-Box
- Constructions of Iterative Near-MDS Matrices with the Lowest XOR Count
- Homomorphic AES evaluation using the modified LTV scheme
- On the performance of one perspective LSX-based block cipher
- Implementation of the AES-128 on Virtex-5 FPGAs
- Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
- Cryptanalysis of CLEFIA using differential methods with cache trace patterns
- A More Compact AES
- A Very Compact “Perfectly Masked” S-Box for AES
- Quantum circuit implementations of AES with fewer qubits
- A first-order SCA resistant AES without fresh randomness
- Small low-depth circuits for cryptographic applications
- Using Normal Bases for Compact Hardware Implementations of the AES S-Box
- Cancellation-free circuits in unbounded and bounded depth
- Logic minimization techniques with applications to cryptology
- Boosting AES Performance on a Tiny Processor Core
- Side-channel cryptographic attacks using pseudo-Boolean optimization
- Title not available (Why is that?)
- An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order
- Title not available (Why is that?)
- All the AES you need on Cortex-M3 and M4
- Uniform first-order threshold implementations
- AES side-channel countermeasure using random tower field constructions
- Spin me right round rotational symmetry for FPGA-specific AES: extended version
- Fully homomorphic SIMD operations
- Secure hardware implementation of nonlinear functions in the presence of glitches
- A New Design of Substitution Box with Ideal Strict Avalanche Criterion
- How fast can SM4 be in software?
This page was built for publication: A Very Compact S-Box for AES
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3522145)
