Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
From MaRDI portal
Publication:3617507
DOI10.1007/978-3-642-00730-9_14zbMath1239.94059OpenAlexW2251439738MaRDI QIDQ3617507
Svetla Nikova, Vincent Rijmen, Martin Schläffer
Publication date: 24 March 2009
Published in: Information Security and Cryptology – ICISC 2008 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-642-00730-9_14
Related Items (10)
Very Compact Hardware Implementations of the Blockcipher CLEFIA ⋮ Algebraic Decomposition for Probing Security ⋮ Enabling 3-Share Threshold Implementations for all 4-Bit S-Boxes ⋮ On Efficient Leakage-Resilient Pseudorandom Functions with Hard-to-Invert Leakages ⋮ Complementing Feistel Ciphers ⋮ Threshold implementations of small S-boxes ⋮ Secure hardware implementation of nonlinear functions in the presence of glitches ⋮ Side-channel resistant crypto for less than 2,300 GE ⋮ How Fast Can Higher-Order Masking Be in Software? ⋮ Arithmetic Addition over Boolean Masking
Uses Software
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- DPA Leakage Models for CMOS Logic Circuits
- A Very Compact S-Box for AES
- Block Ciphers Implementations Provably Secure Against Second Order Side Channel Analysis
- Threshold Implementations Against Side-Channel Attacks and Glitches
- Cryptographic Hardware and Embedded Systems - CHES 2004
- Advanced Encryption Standard – AES
- Advances in Cryptology - CRYPTO 2003
- Fast Software Encryption
- Selected Areas in Cryptography
- Topics in Cryptology – CT-RSA 2005
- Fast Software Encryption
- Topics in Cryptology – CT-RSA 2006
This page was built for publication: Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches