Threshold Implementations Against Side-Channel Attacks and Glitches
From MaRDI portal
Publication:3535346
Recommendations
- Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
- Secure hardware implementation of nonlinear functions in the presence of glitches
- Side-channel attacks on threshold implementations using a glitch algebra
- Higher-Order Threshold Implementations
- On the simplicity of converting leakages from multivariate to univariate. (Case study of a glitch-resistant masking scheme)
Cited in
(61)- On the simplicity of converting leakages from multivariate to univariate. (Case study of a glitch-resistant masking scheme)
- Threshold implementations of small S-boxes
- A Tale of Two Shares: Why Two-Share Threshold Implementation Seems Worthwhile—and Why It Is Not
- Correlation power analysis and higher-order masking implementation of WAGE
- Domain-oriented masked bit-parallel finite-field multiplier against side-channel attacks
- A methodology for the characterisation of leakages in combinatorial logic
- Mind the \texttt{TWEAKEY} schedule: cryptanalysis on \texttt{SKINNYe-64-256}
- Very Compact Hardware Implementations of the Blockcipher CLEFIA
- On the EA-classes of known APN functions in small dimensions
- Higher-order glitches free implementation of the AES using secure multi-party computation protocols
- Lightweight authenticated encryption mode suitable for threshold implementation
- Higher-order masking scheme for Trivium hardware implementation
- White-box cryptography: don't forget about grey-box attacks
- Unrolling cryptographic circuits: a simple countermeasure against side-channel attacks
- Secure and efficient software masking on superscalar pipelined processors
- RAMus- a new lightweight block cipher for RAM encryption
- Resilient uniformity: applying resiliency in masking
- There is wisdom in harnessing the strengths of your enemy: customized encoding to thwart side-channel attacks
- Consolidating masking schemes
- Light but tight: lightweight composition of serialized S-boxes with diffusion layers for strong ciphers
- ParTI -- towards combined hardware countermeasures against side-channel and fault-injection attacks
- Hiding higher-order side-channel leakage. Randomizing cryptographic implementations in reconfigurable hardware
- First full-fledged side channel attack on HMAC-SHA-2
- Arithmetic Addition over Boolean Masking
- The wonderful world of global random oracles
- Higher-order glitch resistant implementation of the PRESENT S-box
- Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
- Unifying freedom and separation for tight probing-secure composition
- A low-randomness second-order masked AES
- From cryptanalysis to cryptographic property of a Boolean function
- On decompositions of permutation polynomials into quadratic and cubic power permutations
- A first-order SCA resistant AES without fresh randomness
- Threshold implementations with non-uniform inputs
- From substitution box to threshold
- CAPABARA: a combined attack on CAPA
- Lightweight leakage-resilient PRNG from TBCs using superposition
- Constructions of S-boxes with uniform sharing
- Fault template attacks on block ciphers exploiting fault propagation
- Leakage resilient value comparison with application to message authentication
- Energy consumption of protected cryptographic hardware cores. An experimental study
- Secret can be public: low-memory AEAD mode for high-order masking
- Side-channel attacks on threshold implementations using a glitch algebra
- SAND: an AND-RX Feistel lightweight block cipher supporting S-box-based security evaluations
- Analyzing masked ciphers against transition and coupling effects
- An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order
- Side-channel resistant crypto for less than 2,300 GE
- Hold your breath, PRIMATEs are lightweight
- Physical attacks and beyond
- Spin me right round rotational symmetry for FPGA-specific AES: extended version
- Trade-Offs for S-Boxes: Cryptographic Properties and Side-Channel Resilience
- Complementing Feistel ciphers
- Cryptanalysis of masked ciphers: a not so random idea
- Masking large keys in hardware: a masked implementation of McEliece
- Enabling 3-share threshold implementations for all 4-bit S-boxes
- Divided we stand, united we fall: security analysis of some SCA+SIFA countermeasures against SCA-enhanced fault template attacks
- Secure hardware implementation of nonlinear functions in the presence of glitches
- Improving first-order threshold implementations of \textsf{SKINNY}
- Reducing randomness complexity of mask refreshing algorithm
- Protecting triple-DES against DPA. A practical application of domain-oriented masking
- Low-cost solutions for preventing simple side-channel analysis: side-channel atomicity
- Chosen-ciphertext secure code-based threshold public key encryptions with short ciphertext
This page was built for publication: Threshold Implementations Against Side-Channel Attacks and Glitches
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3535346)
