A formal approach to designing delay-insensitive circuits (Q808286): Difference between revisions

@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / cites work @@
+Q4040828
@@ Property / cites work: Q4040828 / rank @@
+Normal rank
@@ Property / cites work @@
+Communicating sequential processes
@@ Property / cites work: Communicating sequential processes / rank @@
+Normal rank
@@ Property / cites work @@
+Q3777424
@@ Property / cites work: Q3777424 / rank @@
+Normal rank
@@ Property / cites work @@
+Compiling communicating processes into delay-insensitive VLSI circuits
+Normal rank
@@ Property / cites work @@
+Trace theory and VLSI design
@@ Property / cites work: Trace theory and VLSI design / rank @@
+Normal rank
@@ Property / cites work @@
+Q3337380
@@ Property / cites work: Q3337380 / rank @@
+Normal rank
@@ links / mardi / name / links / mardi / name @@
+Publication:808286