Deadlock-freeness of hexagonal systolic arrays (Q765473): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
Import241208061232 (talk | contribs)
Normalize DOI.
 
(5 intermediate revisions by 5 users not shown)
Property / DOI
 
Property / DOI: 10.1016/j.ipl.2010.04.021 / rank
Normal rank
 
Property / describes a project that uses
 
Property / describes a project that uses: CSP-prover / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/j.ipl.2010.04.021 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2006670027 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4942029 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3777424 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Deadlock avoidance for systolic communication / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4457460 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The pursuit of deadlock freedom / rank
 
Normal rank
Property / DOI
 
Property / DOI: 10.1016/J.IPL.2010.04.021 / rank
 
Normal rank

Latest revision as of 03:10, 10 December 2024

scientific article
Language Label Description Also known as
English
Deadlock-freeness of hexagonal systolic arrays
scientific article

    Statements

    Deadlock-freeness of hexagonal systolic arrays (English)
    0 references
    0 references
    19 March 2012
    0 references
    parallel processing
    0 references
    parallelism
    0 references
    systolic array
    0 references
    deadlock
    0 references
    Roscoe-Dathi method
    0 references

    Identifiers