Processing and transmission of timing signals in synchronous networks (Q539730): Difference between revisions
From MaRDI portal
Removed claim: author (P16): Item:Q375574 |
Set profile property. |
||
| (One intermediate revision by one other user not shown) | |||
| Property / author | |||
| Property / author: José Roberto Castilho Piqueira / rank | |||
Normal rank | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Latest revision as of 00:34, 5 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Processing and transmission of timing signals in synchronous networks |
scientific article |
Statements
Processing and transmission of timing signals in synchronous networks (English)
0 references
30 May 2011
0 references
bifurcation
0 references
master-slave network
0 references
phase-locked loop
0 references
synchronous network
0 references
