Processing and transmission of timing signals in synchronous networks

MaRDI QIDQ539730zbMATH OpenFDO

Authors E. Y. Takada, José Roberto C. Piqueira

Publication date 30 May 2011

Published in Computational and Applied Mathematics (Search for Journal in Brave)

Full work available at URL http://www.scielo.br/scielo.php?script=sci_abstract&pid=S1807-03022005000100002&lng=en&nrm=iso&tlng=en

zbMATH Keywords

bifurcationphase-locked loopmaster-slave networksynchronous network

Mathematics Subject Classification ID

Stability for nonlinear problems in mechanics (70K20) Normal forms for nonlinear problems in mechanics (70K45)

Recommendations

• Delay-free phase-locked loop ring: equilibrium and phase perturbation
• Clock synchronization in symmetric stochastic networks
• Models for master-slave clock distribution networks with third-order phase-locked loops
• Robust clock generation system
• Design constraints for third-order PLL nodes in master-slave clock distribution networks

Cited in

(8)

• Synchronization of interacting digital devices with the use of a signal relay center
• Delay-free phase-locked loop ring: equilibrium and phase perturbation
• scientific article; zbMATH DE number 4131628 (Why is no real title available?)
• Approximation of synchronous data transmission systems with a small time cycle
• Retiming synchronous circuitry
• On-line and post-processing timestamp correspondence for free-running clock nodes, using a network clock
• Robust clock generation system
• Synchronization transmission of the target signal in the circuit network based on coupling technique

This page was built for publication: Processing and transmission of timing signals in synchronous networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q539730)