Design constraints for third-order PLL nodes in master-slave clock distribution networks

DOI10.1016/J.CNSNS.2009.09.039zbMATH Open1222.94048OpenAlexW2092361954MaRDI QIDQ720170FDOQ720170

Authors A. G. Rigon, Átila Madureira Bueno, André Alves Ferreira, José Roberto C. Piqueira

Publication date 13 October 2011

Published in Communications in Nonlinear Science and Numerical Simulation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.cnsns.2009.09.039

zbMATH Keywords

stabilitysynchronizationphase-locked loopsecond-order filter

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Recommendations

• Models for master-slave clock distribution networks with third-order phase-locked loops
• Fully connected PLL networks: how filter determines the number of nodes
• Self-oscillations of a third order PLL in periodic and chaotic mode and its tracking in a slave PLL
• Linear approach for synchronous state stability in fully connected PLL networks
• Delay-free phase-locked loop ring: equilibrium and phase perturbation

Cites work

• scientific article; zbMATH DE number 2130129 (Why is no real title available?)
• scientific article; zbMATH DE number 194875 (Why is no real title available?)
• All-pole phase-locked loops: calculating lock-in range by using Evan's root-locus
• Fast projection methods for minimal design problems in linear system theory
• Models for master-slave clock distribution networks with third-order phase-locked loops
• Nonlinear control systems: An introduction
• Nonlinear oscillations, dynamical systems, and bifurcations of vector fields

Cited in

(11)

• Accidental phase modulation in second-order phase-locked loops
• Delay-free phase-locked loop ring: equilibrium and phase perturbation
• Self-oscillations of a third order PLL in periodic and chaotic mode and its tracking in a slave PLL
• Models for master-slave clock distribution networks with third-order phase-locked loops
• Robust clock generation system
• Fully connected PLL networks: how filter determines the number of nodes
• Processing and transmission of timing signals in synchronous networks
• Unstable PLL-controller as FM modulator and detection of modulating self-oscillations
• Exploring the dynamics of a third-order phase-locked loop model
• Phase-locked loop design applied to frequency-modulated atomic force microscope
• Hopf bifurcation and chaos in a third-order phase-locked loop

This page was built for publication: Design constraints for third-order PLL nodes in master-slave clock distribution networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q720170)