Design constraints for third-order PLL nodes in master-slave clock distribution networks (Q720170): Difference between revisions

From MaRDI portal
RedirectionBot (talk | contribs)
Changed an Item
Import241208061232 (talk | contribs)
Normalize DOI.
 
(4 intermediate revisions by 4 users not shown)
Property / DOI
 
Property / DOI: 10.1016/j.cnsns.2009.09.039 / rank
Normal rank
 
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/j.cnsns.2009.09.039 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2092361954 / rank
 
Normal rank
Property / cites work
 
Property / cites work: All-pole phase-locked loops: calculating lock-in range by using Evan's root-locus / rank
 
Normal rank
Property / cites work
 
Property / cites work: Models for master-slave clock distribution networks with third-order phase-locked loops / rank
 
Normal rank
Property / cites work
 
Property / cites work: Fast projection methods for minimal design problems in linear system theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Nonlinear oscillations, dynamical systems, and bifurcations of vector fields / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3157814 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4692840 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Nonlinear control systems: An introduction / rank
 
Normal rank
Property / DOI
 
Property / DOI: 10.1016/J.CNSNS.2009.09.039 / rank
 
Normal rank

Latest revision as of 01:47, 10 December 2024

scientific article
Language Label Description Also known as
English
Design constraints for third-order PLL nodes in master-slave clock distribution networks
scientific article

    Statements

    Identifiers