Simplifying physical realization of Gaussian particle filters with block-level pipeline control (Q2570402): Difference between revisions
From MaRDI portal
Removed claim: author (P16): Item:Q883380 |
Set OpenAlex properties. |
||
(2 intermediate revisions by 2 users not shown) | |||
Property / author | |||
Property / author: Miodrag Bolic / rank | |||
Normal rank | |||
Property / MaRDI profile type | |||
Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Property / full work available at URL | |||
Property / full work available at URL: https://doi.org/10.1155/asp.2005.575 / rank | |||
Normal rank | |||
Property / OpenAlex ID | |||
Property / OpenAlex ID: W2103856048 / rank | |||
Normal rank |
Latest revision as of 08:40, 30 July 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Simplifying physical realization of Gaussian particle filters with block-level pipeline control |
scientific article |
Statements
Simplifying physical realization of Gaussian particle filters with block-level pipeline control (English)
0 references
28 October 2005
0 references
Summary: We present an efficient physical realization method of particle filters for real-time tracking applications. The methodology is based on block-level pipelining where data transfer between processing blocks is effectively controlled by autonomous distributed controllers. Block-level pipelining maintains inherent operational concurrency within the algorithm for high-throughput execution. The proposed use of controllers, via parameters reconfiguration, greatly simplifies the overall controller structure, and alleviates potential speed bottlenecks that may arise due to complexity of the controller. A Gaussian particle filter for bearings-only tracking problem is realized based on the presented methodology. For demonstration, individual coarse grain processing blocks comprising particle filters are synthesized using commercial FPGA. From the execution characteristics obtained from the implementation, the overall controller structure is derived according to the methodology and its temporal correctness verified using Verilog and SystemC.
0 references
particle filters
0 references
Gaussian particle filter
0 references
distributed controller
0 references
block-level pipelining
0 references