A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures (Q877828): Difference between revisions

From MaRDI portal
Changed an Item
ReferenceBot (talk | contribs)
Changed an Item
 
(4 intermediate revisions by 3 users not shown)
Property / describes a project that uses
 
Property / describes a project that uses: NQTHM / rank
 
Normal rank
Property / describes a project that uses
 
Property / describes a project that uses: Yices / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/s10817-006-9035-0 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W1992409933 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2729088 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Computer Aided Verification / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3835049 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Characterizing finite Kripke structures in propositional temporal logic / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4818814 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4804887 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Computer Aided Verification / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4817532 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Functional programming languages and computer architecture, 2nd Conference, Nancy, France, September 16-19, 1985 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4427901 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Computer Aided Verification / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Mechanical Evaluation of Expressions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Correct Hardware Design and Verification Methods / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3992568 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Correct Hardware Design and Verification Methods / rank
 
Normal rank
Property / cites work
 
Property / cites work: Definitional interpreters for higher-order programming languages / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Mechanically Checked Proof of IEEE Compliance of the Floating Point Multiplication, Division and Square Root Algorithms of the AMD-K7<sup>™</sup> Processor / rank
 
Normal rank

Latest revision as of 17:27, 25 June 2024

scientific article
Language Label Description Also known as
English
A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures
scientific article

    Statements

    A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures (English)
    0 references
    3 May 2007
    0 references
    term-level pipelined machine models
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers