A denotational semantics of simulink with higher-order UTP (Q2096416): Difference between revisions

@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1016/j.jlamp.2022.100809
+Normal rank
@@ Property / OpenAlex ID @@
+W4294204626
@@ Property / OpenAlex ID: W4294204626 / rank @@
+Normal rank
@@ Property / Wikidata QID @@
+Q114159184
@@ Property / Wikidata QID: Q114159184 / rank @@
+Normal rank
@@ Property / cites work @@
+Q2847845
@@ Property / cites work: Q2847845 / rank @@
+Normal rank
@@ Property / cites work @@
+Non-standard semantics of hybrid systems modelers
@@ Property / cites work: Non-standard semantics of hybrid systems modelers / rank @@
+Normal rank
@@ Property / cites work @@
+Zélus
@@ Property / cites work: Zélus / rank @@
+Normal rank
@@ Property / cites work @@
+Unifying theories of reactive design contracts
@@ Property / cites work: Unifying theories of reactive design contracts / rank @@
+Normal rank
@@ Property / cites work @@
+Hybrid Systems: Computation and Control
@@ Property / cites work: Hybrid Systems: Computation and Control / rank @@
+Normal rank
@@ Property / cites work @@
+Differential dynamic logic for hybrid systems
@@ Property / cites work: Differential dynamic logic for hybrid systems / rank @@
+Normal rank
@@ Property / cites work @@
+Mechanically proving determinacy of hierarchical block diagram translations
+Normal rank
@@ Property / cites work @@
+A lattice-theoretical fixpoint theorem and its applications
+Normal rank
@@ Property / cites work @@
+Unified graphical co-modeling, analysis and verification of cyber-physical systems by combining AADL and simulink/stateflow
+Normal rank
@@ Property / cites work @@
+Compositional Assume-Guarantee Reasoning of Control Law Diagrams Using UTP
+Normal rank
@@ Property / cites work @@
+Formal Verification of Simulink/Stateflow Diagrams
+Normal rank
@@ Property / cites work @@
+Formal Verification of Simulink/Stateflow Diagrams
+Normal rank