Combinatorial optimisation algorithms for a CAD workstation (Q750305): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
Set OpenAlex properties.
 
(One intermediate revision by one other user not shown)
Property / cites work
 
Property / cites work: Q4744064 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Complexity of Flowshop and Jobshop Scheduling / rank
 
Normal rank
Property / cites work
 
Property / cites work: Probabilistic Analysis of Partitioning Algorithms for the Traveling-Salesman Problem in the Plane / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimization by Simulated Annealing / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the shortest spanning subtree of a graph and the traveling salesman problem / rank
 
Normal rank
Property / cites work
 
Property / cites work: Global optimization algorithms for a CAD workstation / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/0166-218x(90)90102-i / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2010013697 / rank
 
Normal rank

Latest revision as of 10:23, 30 July 2024

scientific article
Language Label Description Also known as
English
Combinatorial optimisation algorithms for a CAD workstation
scientific article

    Statements

    Combinatorial optimisation algorithms for a CAD workstation (English)
    0 references
    0 references
    1990
    0 references
    The application of random search algorithms for the solution of general assignment problems is discussed. Concrete examples of this problem such as layout of an electronic circuit, task scheduling, or minimizing the total length of a communication network are given. A concurrent version of the annealing algorithm of \textit{S. Kirkpatrick, C. D. Gelatt} and \textit{M. P. Vecchi} [``Optimization by simulated annealing. Quantitative studies'', Science 220(4598), 671--680 (1983; Zbl 1225.90162)] were realized by means of the OCCAM language and tested on a VAX 8600 computer. Results of comparative computational experiments are discussed. It is shown that a significant gain in speed (10 times) can be achieved by means of an accelerator incorporated parallel processing architecture (5 INMOS transputers were used). A decomposition procedure based on the minimum spanning tree and a random search algorithm for the solution of the layout problem are proposed.
    0 references
    decomposition
    0 references
    random search algorithms
    0 references
    layout of an electronic circuit
    0 references
    task scheduling
    0 references
    annealing
    0 references
    computational experiments
    0 references
    parallel processing architecture
    0 references
    minimum spanning tree
    0 references

    Identifiers

    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references