On the operating unit size of load/store architectures (Q3564342): Difference between revisions

@@ Property / cites work @@
+Q3777424
@@ Property / cites work: Q3777424 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4003964
@@ Property / cites work: Q4003964 / rank @@
+Normal rank
@@ Property / cites work @@
+Combining programs and state machines
@@ Property / cites work: Combining programs and state machines / rank @@
+Normal rank
@@ Property / cites work @@
+Maurer computers for pipelined instruction processing
+Normal rank
@@ Property / cites work @@
+Q2776607
@@ Property / cites work: Q2776607 / rank @@
+Normal rank
@@ Property / cites work @@
+Process Algebra
@@ Property / cites work: Process Algebra / rank @@
+Normal rank
@@ Property / cites work @@
+A theory of computer instructions
@@ Property / cites work: A theory of computer instructions / rank @@
+Normal rank
@@ Property / cites work @@
+A Theory of Computer Instructions
@@ Property / cites work: A Theory of Computer Instructions / rank @@
+Normal rank
@@ Property / cites work @@
+Program algebra for sequential code
@@ Property / cites work: Program algebra for sequential code / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1017/s0960129509990314
+Normal rank
@@ Property / OpenAlex ID @@
+W2144055884
@@ Property / OpenAlex ID: W2144055884 / rank @@
+Normal rank