Generalized ternary simulation of sequential circuits (Q4365005): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
Normalize DOI.
 
(One intermediate revision by one other user not shown)
Property / DOI
 
Property / DOI: 10.1051/ita/1994283-401591 / rank
Normal rank
 
Property / cites work
 
Property / cites work: A new explanation of the glitch phenomenon / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3352965 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the delay-sensitivity of gate networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Characterization of Ternary Simulation of Gate Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3971274 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3971259 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On a Ternary Model of Gate Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Hazard Detection in Combinational and Sequential Switching Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5551191 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4165287 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3677658 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5558258 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Application of Ternary Algebra to the Study of Static Hazards / rank
 
Normal rank
Property / DOI
 
Property / DOI: 10.1051/ITA/1994283-401591 / rank
 
Normal rank

Latest revision as of 22:13, 29 December 2024

scientific article; zbMATH DE number 1081972
Language Label Description Also known as
English
Generalized ternary simulation of sequential circuits
scientific article; zbMATH DE number 1081972

    Statements

    Generalized ternary simulation of sequential circuits (English)
    0 references
    0 references
    0 references
    30 October 1997
    0 references
    general multiple-winner
    0 references
    asynchronous gate circuits
    0 references
    ternary simulation
    0 references
    GMW analysis
    0 references

    Identifiers