Models and formal verification of multiprocessor system-on-chips (Q953526): Difference between revisions

From MaRDI portal
Created claim: Wikidata QID (P12): Q54483958, #quickstatements; #temporary_batch_1711574657256
ReferenceBot (talk | contribs)
Changed an Item
 
Property / cites work
 
Property / cites work: Scheduling with timed automata / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4551179 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A theory of timed automata / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4472261 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formal Methods for the Design of Real-Time Systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4472228 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Bounds on Multiprocessing Timing Anomalies / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2703732 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Uppaal in a nutshell / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formal Modeling and Analysis of Timed Systems / rank
 
Normal rank

Latest revision as of 19:49, 28 June 2024

scientific article
Language Label Description Also known as
English
Models and formal verification of multiprocessor system-on-chips
scientific article

    Statements

    Models and formal verification of multiprocessor system-on-chips (English)
    0 references
    0 references
    0 references
    0 references
    6 November 2008
    0 references
    0 references
    multiprocessor system-on-chips
    0 references
    schedulability
    0 references
    timed automata
    0 references
    uppaal
    0 references
    verification
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references