Automatic Verification of Sequential Circuits Using Temporal Logic (Q3743249): Difference between revisions
From MaRDI portal
Created a new Item |
Set profile property. |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Property / author | |||
| Property / author: Edmund M. Clarke / rank | |||
| Property / author | |||
| Property / author: David L. Dill / rank | |||
| Property / author | |||
| Property / author: Edmund M. Clarke / rank | |||
Normal rank | |||
| Property / author | |||
| Property / author: David L. Dill / rank | |||
Normal rank | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| links / mardi / name | links / mardi / name | ||
Latest revision as of 13:27, 5 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Automatic Verification of Sequential Circuits Using Temporal Logic |
scientific article |
Statements
Automatic Verification of Sequential Circuits Using Temporal Logic (English)
0 references
1986
0 references
asynchronous circuits
0 references
hardware verification
0 references
correctness of sequential circuits
0 references
propositional temporal logic
0 references
state-transition graph
0 references
truth of a temporal formula
0 references
