New lower bound techniques for VLSI (Q3950484): Difference between revisions
From MaRDI portal
Changed an Item |
Set profile property. |
||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Revision as of 14:38, 5 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | New lower bound techniques for VLSI |
scientific article |
Statements
New lower bound techniques for VLSI (English)
0 references
1984
0 references
crossing number
0 references
wire area
0 references
layout area
0 references
maximum edge length
0 references
N-node planar graph
0 references
area-efficient chip layouts
0 references
bisection width
0 references
graph embedding
0 references
mesh of trees
0 references
parallel computation
0 references
separator
0 references
Thompson grid model
0 references
tree of meshes
0 references
very large scale integration
0 references
wire length
0 references
