Dynamically Restructurable Fault-Tolerant Processor Network Architectures (Q3347791): Difference between revisions
From MaRDI portal
Created claim: MaRDI profile type (P1460): MaRDI publication profile (Q5976449), #quickstatements; #temporary_batch_1710461151948 |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1109/tc.1985.1676583 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W1967281838 / rank | |||
Normal rank | |||
Latest revision as of 11:32, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Dynamically Restructurable Fault-Tolerant Processor Network Architectures |
scientific article |
Statements
Dynamically Restructurable Fault-Tolerant Processor Network Architectures (English)
0 references
1985
0 references
binary tree
0 references
circuit switching
0 references
distributed system
0 references
dynamic processing
0 references
modular network
0 references
packet switching
0 references
parallel system
0 references
self-routing
0 references
fault- tolerant multiprocessor networks
0 references
